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MULTIPLE DIFFERENTIAL PAIR
TRANSISTOR ARCHITECTURE HAVING
TRANSCONDUCTANCE PROPORTIONAL
TO BIAS CURRENT FOR ANY TRANSISTOR
TECHNOLOGY

transistors having non-exponential voltage-current (V-I)
characteristics. A further need exists for a multiple differ
ential pair circuit that provides both linearity and linear
tuning capabilities, independent of the transistor technology.
5

SUMMARY OF THE INVENTION
FIELD OF THE INVENTION

Generally, a multiple differential pair circuit is disclosed
having a transconductance, gm' proportional to the bias
10 current, 10 , for any transistor technology. According to one
aspect of the invention, the transistors utilized to construct
each of the differential transistor pairs in a multiple differ
BACKGROUND OF THE INVENTION
ential pair circuit are permitted to have a non-exponential
Multiple differential pair circuits consist of N differential
voltage-current (V-I) characteristic. In one implementation,
pairs of transistors operating in parallel, each having an 15 the transistors are embodied as MOS transistors. The present
appropriate input offset voltage. Multiple differential pair
invention thus allows multiple differential pair circuits with
circuits are well-known and have many applications, includ
transconductance, gm' proportional to bias current to be
ing amplifiers, mixers, filters and other active elements. For
fabricated in any transistor technology.
a detailed discussion of conventional multiple differential
As multiple differential pair circuits are linearized, the
pair circuits implemented in bipolar technology and their 20 effective transconductance, gm' becomes (i) linearly depen
applications, see, for example, B. Gilbert, "The Multi-Tanh
dent on bias current, and (ii) insensitive to the voltage
Principle: A Tutorial Overview," IEEE J. of Solid-State
current (V-I) characteristics of the utilized devices. Thus, the
Circuits, Vol. 33, 2-17 (January 1998), incorporated by
present invention recognizes that multiple differential pair
reference herein.
circuit having a transconductance, gm' that is linearly depenFIG. 1 illustrates a conventional multiple differential pair 25 dent on bias current can be fabricated using any transistor
circuit 100. The illustrative multiple differential pair circuit
technology. Thus, transistors having an exponential voltage
100 consists of five (5) differential pairs of transistors 200-1
current (V-I) characteristic are not required. In this manner,
through 200-5 coupled in parallel. A representative differ
the present invention allows multiple differential pair cir
ential transistor pair circuit 200 is discussed below in
cuits to be migrated from one technology to another without
conjunction with FIG. 2. Four (4) of the five (5) differential 30 significantly impacting the operation of such multiple dif
transistor pair circuits 200-1, 200-2, 200-4, 200-5, each have
ferential pair circuits.
a corresponding well-defined offset voltage ll.-I, ll.-2, ll.-3,
Methods and apparatus are disclosed that provide a linear
ll.-4, shown in FIG. 1. Thus, the differential transistor pair
transconductance, gm' with respect to the bias current, 10 ,
circuit 200-3 in the middle of the multiple differential pair
using differential pairs of transistors where each transistor
circuit 100 does not have an offset voltage, while the other 35 has a non-exponential voltage-current (V-I) characteristic.
differential transistor pair circuits 200-1, 200-2, 200-4,
A more complete understanding of the present invention,
200-5 have a corresponding offset, ll.. As the differential
as well as further features and advantages of the present
transistor pair circuits 200-N progress away from the center
invention, will be obtained by reference to the following
differential transistor pair circuit 200-3, the offset voltage, ll.,
detailed description and drawings.
increases progressively, taking values of ±ll., ±2ll. and so on, 40
in a known manner. When configured in this manner, such
BRIEF DESCRIPTION OF THE DRAWINGS
circuits are referred to as equidistant-offset multiple differ
FIG. 1 illustrates a conventional multiple differential pair
ential pair circuits.
circuit;
FIG. 2 is a schematic block diagram of a representative
differential transistor pair circuit 200. The two transistor 45
FIG. 2 is a schematic block diagram of a representative
devices 210-1 and 210-2 that comprise the differential
differential transistor pair circuit of FIG. 1;
transistor pair circuit 200 are identical (i.e., perfectly
FIG. 3 illustrates the voltage-current (V-I) characteristic
matched), in a known manner. For a given applied voltage,
of the differential transistor pair circuit of FIG. 2;
V IN' a desired output current, 11 , 12 , can be obtained from the
FIG. 4 illustrates the transconductance characteristic, gm'
differential transistor pair circuit 200 by varying the bias 50 of the differential transistor pair circuit of FIG. 2;
current, 10 ,
FIG. 5 illustrates the transconductance characteristic,
Bipolar transistors, and thus, bipolar differential transistor
gmmdp' of a multiple differential pair circuit as a sum of
pair circuits 200, have well-defined voltage-current (V-I)
identical ll.-spaced gm dp functions;
characteristics. Differential transistor pair circuits 200 have
FIG. 6 illustrates the transconductance characteristic,
been implemented using bipolar transistors (or CMOS tran- 55
gmmdp' of a multiple differential pair circuit in a ll. region as
sistors operating in sub-threshold ranges where they behave
a "sliced and overlaid" gm dp function; and
like bipolar transistors), where the voltage-current (V-I)
FIG. 7 illustrates the transconductance characteristic, gm'
characteristic is exponential. FIG. 3 illustrates the voltage
of an equidistant-offset multiple differential pair circuit
current (V-I) characteristic 300 of the differential transistor
pair circuit 200, shown in FIG. 2. Transistors having expo- 60 implemented in MOS technology, in accordance with the
present invention.
nential voltage-current (V-I) characteristics were thought to
be required in order to obtain multiple differential pair
DETAILED DESCRIPTION
circuits 100 having a transconductance, gm' that is linearly
proportional to the bias current.
The multiple differential pair circuits of the present inven
As apparent from the above-described deficiencies with 65 tion may be constructed in the same manner as the conven
conventional multiple differential pair circuits, a need exists
tional multiple differential pair circuit 100 shown in FIG. 1,
for multiple differential pair circuits comprised of pairs of
as modified herein to provide the features and functions of
The present invention relates to multiple differential tran
sistor pair circuits, and more particularly, to linear multiple
differential transistor pair circuits.

US 6,211,717 B1

3

4

the present invention. According to a feature of the present
invention, the transistors 210-1, 210-2 in each of the differ
Eq.4
ential transistor pair circuits 200-N have a non-exponential
voltage-current (V-I) characteristic, such as MOS transis
tors. In this manner, the multiple differential pair circuits 100 5
of the present invention can be fabricated without regard to
where all ak coefficients have dimensions NY and
the transistor technology.
Multiple differential pair circuits 100 have a
transconductance, gm' that is proportional to the bias current.
Again, such linear tunability was previously thought to be 10
obtainable only from bipolar or bipolar-like (i.e., having an
Thus, ao determines the average value of gmmdp' while all
exponential voltage-current (V-I) characteristic) transistor
higher-order coefficients (a k , k~l) determine its ripple.
technologies. The transconductance characteristic, gm' 400
The periodicity allows only the behavior of gmmdp to be
of the differential transistor pair circuit 200 is shown in FIG.
4. Generally, the transconductance, gm' is the ratio of the 15 considered only in the region
incremental change in the output current, 11 , 12 , of the
differential transistor pair circuit 200 to the incremental
change in the input voltage, V IN' when the bias current, 10 ,
is kept constant.
FIG. 6 illustrates the transconductance, gmmdp' of a mul
When the two transistors 210-1, 210-2 in each differential 20
tiple differential pair circuit 100 in a !I. region as a "sliced
transistor pair circuit 200, the incremental transconductance,
and overlaid" gm dp function. In other words, as shown in
gm' of the differential transistor pair circuit 200 can be
FIG. 6, the gmmdp in the region
expressed as follows:
Eq.(l)

25

can be viewed as a result of slicing a single gm dp function
As shown in FIG. 4, the transconductance characteristic,
into !I.-pieces and overlaying them on top of each other.
30
gm' 400 is a symmetric function of Yin' The shape of the
Thus, the area under the gmmdp in the region
transconductance characteristic, gm' 400 strongly depends
on the voltage-current (V-I) characteristic of the transistors
210-1, 210-2 in each differential transistor pair circuit 200.
The present invention recognizes, however, that the area
under the transconductance characteristic, gm' 400 is com- 35
equals the total area under a single gm dp curve.
pletely independent of the device characteristics. The area
under the transconductance characteristic, gm' 400 equals the
Eq.5
absolute change of the output current, 11 , 12 ,
As shown in FIG. 3, the absolute change of the output 40
current, 11 , 12 , is equal to the bias or tail current, 10 , Thus, the
following expression holds:
Using equation 5, it can be shown that ao is given by:
Eq.2

/0

45

ao =

15:

Eq.6

Thus, ao depends only on the biasing (10 and !I.) and not
The symmetry of the transconductance characteristic, gm'
on the voltage-current (V-I) characteristic of the utilized
400 and the constancy of the area under the transconduc
transistors. High linearity (small R(Vin)) can be achieved by
tance characteristic, gm' 400 are the two properties exploited
50 proper selection of the offset voltage, !I..
by the present invention.
If it is assumed that the offset voltage, !I., is selected such
First, consider a hypothetical multiple differential pair
that
circuit 100 consisting of an infinite number of differential
transistor pair circuits 200. FIG. 5 illustrates the
transconductance, gmmdp' of a multiple differential pair 55
circuit 100 as a sum of identical !I.-spaced gm dp functions.
As shown in FIG. 5, the transconductance function, gm' of
such a circuit is the sum of the infinitely many identical
is much smaller than 1, then the following is true:
!I.-spaced gm dp functions. In other words,
60
gmmdp(V;n) =

~

Eq.3

Eq.7

gmdp(V;n +kLl.)

k=-oo

Equation 7 shows that as a multiple differential pair circuit
The transconductance, gm' is clearly an even periodic 65 100 is being linearized, the effective transconductance, gm'
function of Yin (with a period of !I.). Thus, the
becomes (i) linearly dependent on bias current, and (ii)
transconductance, gm' can be written in the form:
insensitive to the voltage-current (V-I) characteristics of the
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5. The multiple differential pair circuit of claim 1, wherein
utilized devices 210. In addition, equation 7 suggests that the
transconductance, gm' can be made nearly temperature,
the transconductance, gm' is constant as an applied voltage,
supply and process independent by making 10 and ll.
Vin' is varied.
temperature, supply and process independent. This task can
6. The multiple differential pair circuit of claim 1, wherein
be accomplished in any technology using well-known band 5 the transconductance, gm' varies linearly as said bias current,
gap-based bias techniques.
10' is varied.
The transconductance, gm' of a multiple differential pair
7. A method of linearly varying the transconductance, gm'
circuit 100 employing a finite number of differential tran
of a multiple differential pair circuit with respect to an bias
sistor pair circuits 200 has three different regions, namely, a
current, 10' said method comprising the steps of:
middle region and two end regions. The middle region is the
10
range of input voltages V in for which the following holds:
coupling a plurality of differential transistor pair circuits
in parallel, wherein said differential transistor pair
Eq.8
circuits are comprised of transistors operating in a
non-exponential voltage-current (V-I) region; and
15
varying the transconductance, gm' of said multiple differ
ential pair circuit by applying said bias current, 10' to
Therefore, in the middle region, the operation and the
each of said differential pairs.
properties of the finite-pair circuit 100 are identical to those
8. The method of claim 5, wherein said transistors are
of the infinite-pair circuit 100, discussed above. Depending
on (i) the number of pairs used in the multiple differential
MOS transistors.
20
pair circuit 100, (ii) the selected technology and (iii) the
9. The method of claim 5, further comprising the step of
offset voltage, ll., the middle region mayor may not exist.
coupling the control terminals of each of said differential
The effect of having a finite number of transistor pairs 200
transistor pair circuits to one another.
in the multiple differential pair circuit 100 is observed in the
10. The method of claim 5, further comprising the step of
end regions. In the end regions,
25 coupling the output terminals of each of said differential
transistor pair circuits to one another.
Eq.9
11. A multiple differential pair circuit having a
transconductance, gm' that varies linearly with a bias current,
10' comprising:
30
a plurality of differential transistor pair circuits coupled in
and gmmdp has a value that is smaller than the nominal ( and
parallel, wherein said differential transistor pair circuits
desired) 10 1ll.. The end regions of a bipolar circuit do not
change with 10 while those of MOS circuits grow with 10 ,
are comprised of transistors operating in a non
This difference is the direct consequence of the fact that the
exponential voltage-current (V-I) region;
spread of gm dp of a bipolar differential transistor pair circuit
at least one voltage source for applying an offset voltage,
200 does not change with 10 while the spread of the gm dp of 35
ll., to each of said differential pairs; and
a MOS differential transistor pair circuit 200 increases with
at least one current source for applying said bias current,
10 2 .
FIG. 7 illustrates the transconductance characteristic, gm'
10' to each of said differential pairs.
700 of an equidistant-offset multiple differential pair circuit
12. A gain control circuit comprised of:
implemented in MOS technology. As shown in FIG. 7, the 40
at least one multiple differential pair circuit having a
increase of the end regions, such as the end regions 710, 730,
transconductance, gm' that varies linearly with a bias
in MOS multiple differential pair circuits 100 causes a
current, 10' said circuit comprising a plurality of dif
decrease of the available mid-region 720. Nevertheless,
ferential transistor pair circuits coupled in parallel,
multiple differential pair circuit 100 implemented in MOS
wherein said differential transistor pair circuits are
technology, can provide reasonable input linear range and a 45
comprised of transistors operating in a non-exponential
decade of linear-with-current tuning.
It is to be understood that the embodiments and variations
voltage-current (V-I) region.
shown and described herein are merely illustrative of the
13. An analog multiplier comprised of:
principles of this invention and that various modifications
at least one multiple differential pair circuit having a
may be implemented by those skilled in the art without
transconductance, gm' that varies linearly with a bias
departing from the scope and spirit of the invention.
50
current,
10' said circuit comprising a plurality of dif
I claim:
ferential transistor pair circuits coupled in parallel,
1. A multiple differential pair circuit having a
wherein said differential transistor pair circuits are
transconductance, gm' that varies linearly with a bias current,
comprised of transistors operating in a non-exponential
10' said circuit comprising a plurality of differential transistor
voltage-current (V-I) region.
pair circuits coupled in parallel, wherein said differential 55
14. A filter comprised of:
transistor pair circuits are comprised of transistors operating
at least one multiple differential pair circuit having a
in a non-exponential voltage-current (V-I) region.
2. The multiple differential pair circuit of claim 1, wherein
transconductance, gm' that varies linearly with a bias
current, 10' said circuit comprising a plurality of dif
said transistors are MOS transistors.
3. The multiple differential pair circuit of claim 1, wherein 60
ferential transistor pair circuits coupled in parallel,
the control terminals of each of said differential transistor
wherein said differential transistor pair circuits are
pair circuits are coupled to one another.
comprised of transistors operating in a non-exponential
voltage-current (V-I) region.
4. The multiple differential pair circuit of claim 1, wherein
the output terminals of each of said differential transistor
pair circuits are coupled to one another.
* * * * *

